Nano-Kernel : A Bare Metal OS

## Part 9 – Task Management

Modern Operating Systems typically run hundreds of different tasks, many thousands of individual threads. This is another example *abstraction,* or a concept that we have just come to expect from our computer systems that doesn’t really exist in the architecture of the computer. One of the most important elements of task management is the enforcement of *process isolation*, namely that the OS runs each process as if it were the only process on the computer system. To do this, each process needs to run in its own *address space*, and each process needs a way to access system resources that prevents it from interfering with other processes. We will defer the management of separate *address spaces* until part 10. This lab will explore: *privilege levels, task switching,* and *context switching*.

## Privilege Levels




Figure 1 - Intel Protection Rings, https://en.wikipedia.org/wiki/Protection\_ring#/media/File:Priv\_rings.svg

The Intel CPU depends on the notion of *security rings* to create and enforce code running with different permissions. There are four rings, numbered 0 through 3 (and represented by two bits). In practice, most operating systems only rely on two rings: rings 0 and 3. Ring 0 has full privileges, including the ability to directly access memory, hardware, and special privileged instructions (e.g. the halt instruction). Ring 3 has the least privileges and prevents access to anything that change the state of the machine.

### From Ring 0 to Ring 3, and Back Again~~, a Hobbit’s Tale~~

An OS kernel running in Ring 0 will spawn a new task that runs in Ring 3. When that tasks needs access to any system resource, it must ask the OS to serve as its proxy through some *system call* mechanism. Additionally, while the CPU is running user programs in Ring 3, an external interrupt can force the CPU back into Ring 0. The CPU will keep track of these *context switches* and will save and restore registers, flush pipelines, and manage caches.

#### Global Descriptor Table (GDT)

We were first exposed to the GDT in part 4, but its worth revisiting and exploring in more detail. To manage memory protections, there are two directions we *could* go with Intel’s architecture.

**Segmented vs. Virtual Memory** One way is to allocate *segmented memory*. For example, each “chunk” of memory gets its own segment. For example, the *stack segment* can be configured to one region of physical memory. It can even be configured to “grow” towards lower memory addresses, while a *data segment* and *code segment* can be configured to different physical regions of memory. The CPU architecture *allows* this, but most operating systems don’t use it. Instead, they use *virtual memory* which we explore in the next part of the Nano Kernel. However, even though we aren’t using segmented memory, we must still provide the processor’s protection unit with a minimum viable configuration in the Global Descriptor Table, and then later, a per-task Local Descriptor Table.

Recall that the GDT holds 64-bit *segment descriptors* as shown in Figure 2. Descriptors can be used to describe memory segments or system segments. Each descriptor includes fields such as the *type* that describes whether the segment is for code or data, the size of the descriptor, and where it starts. In Part 4, we created entries that mapped the entire 4GB address space for code and data. One important field in the GDT is the “DPL” field which is present in every field.




Figure 2 - Segment Descriptors  
From Intel Architecture Manual vol 3.

**Descriptor Privilege Level (DPL)** – The DPL refers to the “numerically highest” privilege level that can access the segment descriptor. For example, a process running in Ring 3 cannot use GDT entries that have a DPL of 0.

We will return back to the idea of *segment descriptors* a little later.

#### Segment Selectors

Back in Part 4, we loaded the segment registers with numbers that referred to the descriptor in the GDT. These are more properly known as *segment selectors*. We treated these as simple 16-bit values, but they are actually bit-fields.

**Segment Selector**

|  |  |  |  |
| --- | --- | --- | --- |
| 15 … 3 | 2 | 1 | 0 |
| INDEX | S | RPL | |

**INDEX<15..3>** – Index to the selected table

**S** – Table Selector

* 1 – Local Descriptor Table
* 0 – Global Descriptor Table

**RPL** – Requested Privilege Level

* 11 – Ring 3
* 10 – Ring 2
* 01 – Ring 1
* 00 – Ring 0

Recall from Part 4 that we used a segment selector of 0x08 for the code segment (CS), 0x10 for the data segment (SS, DS, ES, FS, GS), corresponding to rows 1 and 2 of the GDT, respectively. Now we can see why. 0x08 = 0b0000 1000, which uses an index of 1, select the GDT, and requests privilege level 0. Likewise, we used 0x10 = 0b0001 0000, which used index 2 of the GDT.

**Requested Privilege Level (RPL)** – The RPL is contained in the segment selector. It is used to request a different, numerically higher privilege level. For example, if the kernel, running in Ring 0, were to try to access jump to code in a segment that belongs to a Ring 3 process, its RPL would not pass the DPL check, and it would be forbidden.

#### Code Segment Selector

Intel uses the current CS register to determine the current privilege mode of the CPU, or the CPL.

**Current Privilege Level (CPL)** – The CPL is the current privilege level of the CPU, which is determined by the least-significant two bits of the current CS register.

### Changing Selectors

Whenever a segment selector is changed (e.g. mov $0x50, ss), there are several checks that are enforced by the CPU.

**Changing Segments:**

Before changing segments (DS, ES, FS, or GS):

if ((DPL >= CPL) && (DPL >= RPL))

update selector

else

general protection failure

Before changing CS or SS segment:

if ((DPL == CPL) && (DPL == RPL))

update selector

else

general protection failure

So, if the current privilege level comes from the CS register, and we cannot change the level in the CS register, how can we change privilege levels? Intel’s engineers developed several methods to do this called “gates.”

### System Gates

Since a process cannot escape its security ring by simply changing its CS, Intel provides several mechanisms to change between privilege levels, including:

* *Interrupts, Traps, and Exceptions* using the *Interrupt Descriptor Table (IDT)*External interrupts cause the CPU to *context switch* back to ring 0 and invoke a handler.
* *Gates*

Special entries in either the GDT, LDT, or IDT that allow controlled access to code in a numerically lower ring (e.g. ring 3 can gate into ring 0).

**Gate Types:**

* *Interrupt and Trap Gates*   
  A special entry in the IDT, this specifies a *software* interrupt (e.g. INT $0x80) that can be used to trigger a change from the current ring into a specified handler in another ring.
* *Call Gates*An entry in the GDT or LDT that describes the starting address of a function. Executing a *far call* or *long jump* to the call gate (e.g. CALL $0x20, $0) will context switch.
* *Task Gates*Another special entry in either the GDT or LDT that describes a *task.* Typically, the kernel will *long jump* to the TSS entry to switch to a different task.

## Tasks

The Intel architecture supports *hardware task switching* and *software task switching*. We will focus on hardware task switching. It is important to note that there is a significant difference between how the hardware and software represent tasks.

The operating system is concerned about representing a high-level view of the task, including resources that have been allocated to it (e.g. assigned memory, open files and network connections), priority and scheduling information, and its state (e.g. runnable, waiting, terminating).

The CPU is concerned with the *state of the processor* at any given time. This state includes **all** of the registers, flags, and machine status registers. You may recall from previous classes that when making a function call, some registers are preserved by the caller while others are preserved by the callee. When the operating switches between contexts, all of the registers need to be preserved.

#### Task State Segment (TSS)

Intel created a Task State Segment (TSS), a block of memory that can hold the state of the machine. When a context switch occurs, the CPU will copy the contents of the registers into this memory; or it will read the contents back from this memory and resume execution normally. The layout of the TSS is shown in Figure 3.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Offset  (bytes) | 16-bit words | | | |
| 0 … 15 | 16 … 31 | 32 .. 47 | 48 .. 63 |
| 0 | LINK | RESERVED | ESP0 | |
| 8 | SS0 | RESERVED | ESP1 | |
| 16 | SS1 | RESERVED | ESP2 | |
| 24 | SS2 | RESERVED | CR3 | |
| 32 | EIP | | EFLAGS | |
| 40 | EAX | | ECX | |
| 48 | EDX | | EBX | |
| 56 | ESP | | EBP | |
| 64 | ESI | | EDI | |
| 72 | ES | RESERVED | CS | RESERVED |
| 80 | SS | RESERVED | DS | RESERVED |
| 88 | FS | RESERVED | GS | RESERVED |
| 96 | LDTR | RESERVED | | IOPB |
| **Total = 104 Bytes** | | | | |

Figure 3 - Task State Segment (TSS)

#### Stacks

The TSS contains pointers to four different stacks:

|  |  |  |
| --- | --- | --- |
| Ring | Segment | Pointer |
| 0 | SS0 | ESP0 |
| 1 | SS1 | ESP1 |
| 2 | SS2 | ESP2 |
| 3 | SS | ESP |

The operating system needs to allocate space for at least the Ring 0 and Ring 3 stacks. These can be small arrays that are allocated from the heap, from the OS’s own stack, or from free pages of memory (see part 10).

#### The TSS’s CS:EIP

The TSS contains the CS and EIP for the first instruction that will be executed when the task starts. For example, this could be the address of a kernel function that will run in ring 3, or it could be encoded in an executable file when the program is compiled. Either way, when the task becomes the active task, this is the first instruction that will run.

#### Task State Segment (TSS) Descriptor

To inform the CPU to use *these 104-bytes* as a TSS, the address of the bytes needs to be loaded into the GDT or LDT as a “Task Segment Descriptor”. Recall from Figure 2, that there are three types of segment descriptors: *Code, Data, and System.* In this case, we want a *System* segment descriptor, but with the following properties:

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | 63/47/31/15 | 62/46/30/14 | 61/45/29/13 | 60/44/28/12 | 59/43/27/11 | 58/42/26/10 | 57/41/25/9 | 56/40/24/8 | 55/39/23/7 | 54/38/22/6 | 53/37/21/5 | 52/36/20/4 | 51/35/19/3 | 50/34/18/2 | 49/33/17/1 | 48/32/16/0 |
| 63..48 | TSS Address <31:24> | | | | | | | | G=1 | 000 | | | TSS Size <19:16> = 0000 | | | |
| 47..32 | P=1 | DPL = 0 | | 0 | TYPE = **9** | | | | TSS Address <23:16> | | | | | | | |
| 31..16 | TSS Address <15…0> | | | | | | | | | | | | | | | |
| 15..0 | TSS Size <15…0> = **104** | | | | | | | | | | | | | | | |

Figure 4 – Task State Segment Descriptor

Fields:

* **TSS Size <19..0>**  - The size of the segment descriptor

Always 104 bytes

* **TSS Address <31..0>** - The *physical* address, in memory, of the TSS (104 byte block)
* **TYPE <3..0>** - Always 9 for a 32-bit TSS Segment
* **DPL<1**.**.0>** - The Descriptor Permission Level for this TSS, always 0
* **P** – Present (always 1)
* **G – Granularity** (always 1, means size is in bytes)

**Example:** Suppose an OS has placed the TSS at memory address 0x87654321, and the DPL is 0, the 64-bit TSS descriptor that would be loaded into the GDT would be:  
0x8780\_8965\_4321\_0067

#### Local Descriptor Table (LDT)

A task can have its very own *Local Descriptor Table* (LDT). The entries in the LDT are identical to those in the GDT. Typically, if they are used at all, they are used to provide code and data segments to a process. Recall that the GDT reserved index 0, and required it to be 0, and our first entry started at 1. The LDT does not have such a distinction. The first entry typically starts at 0 for the LDT.

To enable an entry in the LDT, we proceed in a similar fashion to the TSS, and we need to create another system segment in the GDT.

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | 63/47/31/15 | 62/46/30/14 | 61/45/29/13 | 60/44/28/12 | 59/43/27/11 | 58/42/26/10 | 57/41/25/9 | 56/40/24/8 | 55/39/23/7 | 54/38/22/6 | 53/37/21/5 | 52/36/20/4 | 51/35/19/3 | 50/34/18/2 | 49/33/17/1 | 48/32/16/0 |
| 63..48 | LDT Address <31:24> | | | | | | | | G=1 | 000 | | | LDT Size <19:16> = 0000 | | | |
| 47..32 | P=1 | DPL = 0 | | 0 | TYPE = **2** | | | | LDT Address <23:16> | | | | | | | |
| 31..16 | LDT Address <15…0> | | | | | | | | | | | | | | | |
| 15..0 | LDT Size <15…0> | | | | | | | | | | | | | | | |

Figure 5 - LDT System Segment

Fields:

* **LDT Size <19..0>**  - The size of the LDT, in bytes, minus 1. If an LDT has *n* 64-bit entries, then the LDT size would be (8\*n)-1 bytes.
* **LDT Address <31..0>** - The *physical* address, in memory, of the LDT
* **TYPE <3..0>** - Always 2 for an LDT
* **DPL<1**.**.0>** - The Descriptor Permission Level for the LDT is always the *ring of the task* (e.g. 3)
* **P** – Present (always 1)
* **G – Granularity** (always 1, means size is in bytes)

**Example:** Suppose an OS has placed the LDT at memory address 0x87654321, and the DPL is 3, the 64-bit LDT descriptor that would be loaded into the GDT would be:  
0x8780\_8265\_4321\_0067

#### Segment Selectors

Recall from page 3 that segment selectors include a table selector. For example, loading CS with “0x08 = 0b1000”, selects index 1 of the global table, with RPL = ring 0. However, we could load CS with “0xf = 0b1111”, which selects index 1 of the local table, with RPL = ring 3.

When we developed the GDT, we picked selectors “0x08” for CS, and “0x10” for the others (index 1 and 2 respectively). For the LDT, we can use index 0, and we will expect to see “0x07” for CS, and “0x0f” for the other segment registers. Note the big differences in the least significant 3 bits.

## Bringing Order to this Chaos

So far, we have been introduced to: a GDT, LDT, and IDT. We have code, data, and system descriptors, and we have segment selectors. Lets work through an example (without code) of how all of this works.

#### In the Beginning

The CPU came out of reset, ran through BIOS, then loaded Grub, which eventually loaded your kernel. Your kernel entered protected mode, loaded the GDT, and set segment registers:



Figure 6 - Basic Memory System

#### Creating a Task

To create a task, the kernel needs to allocate the 104 byte TSS structure. The kernel initializes it with the various segment registers. Two blocks of memory are allocated for the Ring 0 and Ring 3 stacks, and the TSS’s stack pointers are aimed at those addresses. The SS0 segment gets the 0x10 value for *Ring 0 Data*. The SS segment gets the value 0xF for what will become the task’s Ring 3 segment to data. At this point, the TSS register is just hanging out in memory and isn’t being used for anything. Finally, space for the kernel’s new and enhanced GDT is allocated, but it isn’t loaded yet. The same segment descriptors from the current “boot.S” GDT are added, as is a TSS *segment descriptor* is added to it. The state of affairs is shown in Figure 7.



Figure 7 - Constructed TSS

#### Task’s Local Descriptor Table (LDT)

Next, the Task’s LDT is created – this only needs space for two 64-bit integers. A *descriptor* is created, using a size of (2 \* 8) -1 = 7 bytes, and a pointer to the local descriptor table. That gets loaded into the LDT register. After this step, we’re ready to start executing the task! Whew!



Figure 8 - Task Setup after LDT

### Writing Code

#### Step 1 – Data Structures

* Create a *packed* struct for your TSS that contains the fields shown in Figure 3. One helpful hint, if you always remember to zero out the whole structure, you can treat all of the 16-bit fields as if they were 32-bit fields, so ultimately, you just need a struct with 26 32-bit integer members.
* We will need a GDT Descriptor as well, so create a packed struct with a 16-bit size and a 32-bit address.
* Create a struct for the *kernel’s* logical view of a task. Its members include a process ID (an integer), a TSS, a stack for ring 0, a stack for ring 3 (just arrays), and a pair of 64-bit value for the LDT.

#### Step 2 – Kernel Process

* Create a kernel process that is just an infinite loop. We’ll do more with it later on. It’s a void function, it takes no arguments, and it never returns.

#### Step 3 – LDT & TSS Entry

Create a pair of functions,

* One that takes the address of an LDT structure and returns the 64-bit LDT system segment descriptor.
* One that takes the address of a TSS structure and returns the 64-bit TSS system segment descriptor.

#### Step 4 – Loading Entries

Create function to load the different entries – these may already be defined in your “i386.h” ?

void load\_gdt(gdt\_descriptor\_t gdt\_desc )

{

asm("lgdtl %0\n"

"ljmp $0x0008,$\_gdtnext\n"

"\_gdtnext: "

:: "m" (gdt\_desc));

}

void load\_tss()

{

// this selector should point to your TSS entry in the GDT

asm("ljmp $0x002b,$0\n");

}

void load\_ldt(int selector)

{

asm("lldt %%ax\n" ::"a"(selector));

}

#### Step 5 – Create the Task and TSS

Write a function that does the following

* Initialize a task struct (from step 1) to zeros
* Set the TSS entries:
  + EIP = address of the function from step 2 (see function pointers)
  + SS0 = Ring 0 data selector from GDT
  + ESP0 = address of the ring 0 stack allocated in the task struct
  + SS = Ring 3 data selector from LDT
  + ESP = address of the ring 3 stack allocated in the task struct
  + DS, ES, FS, and GS = Ring 3 data selector from LDT
  + CS = Ring 3 code selector from LDT
  + EFLAGS = 0x3202
  + LDT = LDT selector from GDT
  + Everything else is 0
* Set the tasks’s LDT fields:
  + Entry 0 should create the ring 3 code segment
  + Entry 1 should create the ring 0 code segment

#### Step 6 – Dispatch the Task

Write a “task switch” function that:

* Sets the TSS entry in the enhanced GDT to the address of the TSS for the task
* Sets the LDT entry in the enhanced GDT to the address of the LDT for the task (the address of the two 64-bit integer array in the task struct)
* Creates a GDT descriptor for the enhanced GDT
* Load the enhanced GDT
* Loads the TSS by long-jumping to the address of the task.

#### Step 7 – Debug and Run

Debug and run until GDB hits a break-point in the kernel function.

### Getting Back From Ring 3

To get back from Ring 3, we need to pick one the gate methods. In this lab, we’ll use the Call Gate. Use the internet to find documentation about the Call Gate’s type. Instead of an offset and limit, it uses different fields, such as the address of the function to invoke in Ring 0, and the number of arguments that must be copied onto the Ring 0 stack.

#### Step 8 – Update entries for the call gates, and tasks

Create an entry in your enhanced GDT for the call gate.

To trigger the call gate we need to use a “far call” to the segment selector for the call gate. For example, my call gate had a segment descriptor of “0x43”, to trigger the call:

asm("call $0x43,$0");

The next instruction executed would be the first instruction in the function described by the call gate, which for now can be really easy:

void kcall( )

{

}

Test and make sure that this works. Once you can get to and fro without crashing the machine, we can make this more useful.

#### Step 9 – Make it a Kernel Service that does something

Modify the call gate to accept 3 arguments. When the call gate is activated, the CPU will copy three 32-bit integers from the call stack of your caller into the call stack of the call gate function.

These three integers will represent:

* A service number
* A return code address
* A value address

#### Ring 0 Call Handler

Since we’ve lost direct access to the hardware, we can no longer access the keyboard! So, if service number is 1, we will check the keyboard FIFO (ring 0 can still see it). If there is a character in the FIFO, we’ll store a 1 in return code, and store that character in the value’ address. If there isn’t a character available, we’ll simply store a 0 in the return code address, and not change the value address.

In Ring 3, we’ve also lost the ability to access hardware memory, to “kprintf” will no longer work! So, if service number is 2, we’ll read the character from the value address and “putc” that character to the console.

Your Ring 3 call needs to push the values onto its stack – the C compiler won’t do this, so your code is:

void ktask(int service, int \*rc, uint8\_t \*buff)

{

asm("pushl %2\n"

"pushl %1\n"

"pushl %0\n"

"call $0x43, $0\n"

:

: "r"(service), "r"(rc), "r" (buff));

}

And, in Ring 0, your code needs to pull things off the stack and deal with the extra stuff on the stack. I’ll give you this code, you fill in the rest:

static void task\_gate( )

{

uint32\_t service, rc, val;

asm("movl 12(%%ebp),%%eax\n"

"movl %%eax, %0\n"

"movl 16(%%ebp),%%eax\n"

"movl %%eax, %1\n"

"movl 20(%%ebp),%%eax\n"

"movl %%eax, %2\n"

: "=r"(service),

"=r"(rc),

"=r"(val)

);

// write the code to handle the service here  
 if (service == 1) { …

asm("movl %ebp, %esp\n"


"addl $4, %esp\n"

"retf $12");

}

#### Step 10 – Use the Service

From Ring 3, call the Ring 0 service to get characters from the keyboard driver and return to Ring 0; then again from ring 3, call the Ring 0 service to print the character to the keyboard.



# Deliverables and Demos

Arrange a time for us to meet, and show be prepared to show me the following:

1. Demonstrate your working “driver” gating between Ring 3 and Ring 0 and back again.
2. Show me your implementation of how you manage the GDT, LDT, etc.
3. Show me your implementation of the kernel “task” idea

Write up your solutions to the following questions

1. Why do operating systems like Linux and Windows only use rings 0 and 3? Did any commercial operating systems use the other rings? If so, how did they use them?
2. In the discussion of DPL and RPL, it is obvious why the user process should be prevented from executing kernel code, but why should the kernel be prevented from directly executing user code?
3. Does Linux use hardware or software task switching? Why?
4. Think about the segment descriptors we are using for code and data – why is this kind of pointless – hint, it becomes a motivation for paging in the next part.
5. We are only using one ring 3 task here. What would happen if we wanted to have a second task? How would you go about handling that? Discuss your *plan*, you don’t actually have to do it.

Points: \_\_\_\_\_\_ / 50